

**IES/GATE**

---

**Electrical Engineering**

**VOLUME-IX**

**Power Electronics**



# **Contents**

**Power Electronics**

**1-278**



Power Electronics

- ① Power Semiconductor Devices
- ② Phase controlled rectifiers & applications (DC drives, charging battery, solar cells, HVDC)
- ③ SMPS DC  $\rightarrow$  DC converters (Choppers).
- ④ SM DC  $\rightarrow$  AC converters (Inverters)
- ⑤ Resonant converters; High frequency  
{only for EES, SMPS} transformers & Inductors.


AC Drives

- ▶ Introduction → It deals with control and conversion of high power application with high efficiency.
- ▶ \* Power Semiconductor devices should be capable to handle very large magnitudes of power with high efficiency.  
e.g; i) Power Diode  
ii) SCR (Thyristor)  
iii) LASCR (Light activated SCR)  
iv) ASCR  
v) RCT (Reverse conducting thyristor)  
vi) GTO  
vii) TRIAC  
viii) DIAC  
ix) Power transistors
  - power BJT
  - power MOSFET
  - IGBT

- \* SCR & power diode handles highest power rating.
- \* MOSFET operates with highest switching frequency.

### Signal Electronics →


- \* It deals with control of low power applications.
- # Signal devices handles low power at very high switching frequency. e.g; Signal Diodes → LEDs, Zener diode, tunnel diode
- Signal Transistors → BJT, UJT, MOSFET
- # In PE the devices are mainly utilized as switches -
- i) Uncontrolled switch → e.g; Diode
- ii) Semicontrolled switch → e.g; Anodes, SCR
- iii) Fully controlled switch → e.g; GTO, MOSFET, IGBT




We can utilize a switch in 4 devices but all the devices need not support all the 4 forms.

### ① Four modes of an ideal switch →



#### ① Forward Blocking mode →




#### ② Forward Conduction mode →





#### ③ Reverse Blocking case → $[-V_R, 0]$



(iv) Reverse conduction mode  $\rightarrow$  Toppersnotes



$[0, -I_R]$



# Requirements of a Switch  $\rightarrow$

- I) AC to AC conversion  $\rightarrow$  The switch has to support all the four modes. TRIAC supports the 4 modes. (FB, FC, RB, RC)  $\xrightarrow{\text{e.g.}} \text{TRIAC}$

II) AC to DC conversion  $\rightarrow$

- The switch has to support the 3 parts.
- No SCR [FB, FC, RB]

Phase controlled rectifier  $\times$

AC  $\longleftrightarrow$  DC

- III) Diode  $\rightarrow$  fixed DC voltage
- For DC  $\rightarrow$  DC conversion  $\rightarrow$  [FB, FC] e.g; BJT, IGBT, SCR, GTO, TRIAC

IV) DC to AC conversion  $\rightarrow$

DC  $\rightarrow$  AC


VSI

CSI  
[FB, FC, RB]  
(SCR)

[FB, FC, RC]  
(RCT)

# POWER SEMICONDUCTOR DEVICES

## 1 POWER DIODE





$+$  → Heavily doped layer  
 $-$  → lightly doped layer

- # Reverse bias blocks the voltage
- # Forward bias supports the conduction.


### Significance of Drift Region →

- + When anode is made -ve w.r.t. to cathode the depletion layer thickness increases very easily in the n- layer. This increases the reverse blocking capability of a diode.
- + The thickness of n- layer decides the maximum thickness of depletion layer (higher the thickness of n- layer, higher the reverse voltage it can block)
- + The n-n+ layer increases the ON state voltage drop of a diode.





- # Reverse Recovery characteristics of Power Diode  $\rightarrow$
- # It explains the switching behaviour of a diode from ON state to OFF state.



- # When the diode is conducting in forward dir: some excess charge carriers are stored in the device (these excess charge carriers are mainly due to minority carriers)
- # When the diode is switching from ON state to OFF state these excess charge carriers are still present in the diode even after the anode current becomes zero.
- # In order to remove these charge carriers and regain its normal state recombination process begins and hence reverse current flows in the diode until all the charge carriers are completely removed.
- # This process is known as reverse recovery process and the transition time during this process is known as reverse recovery time ( $t_{rr}$ )

$$Q_R = \frac{1}{2} t_{rr} \cdot I_{RM}$$

$$I_{RM} = \left[ 2 Q_R \frac{di}{dt} \right]^{1/2}$$

$$t_{rr} = \left[ \frac{2 Q_R}{di/dt} \right]^{1/2}$$

#  $Q_R$  mainly depends on anode current magnitude when the diode is in ON state.

$$I_A \uparrow \Rightarrow Q_R \uparrow \Rightarrow I_{RM} \uparrow \Rightarrow t_{rr} \uparrow$$

#  $t_{rr}$  decides the maximum switching frequency of a diode (for a diode if  $t_{rr}$  is high  $\Rightarrow$  switching frequency is less)

# Classification of Power Diode based on  $t_{rr}$  →

① General Purpose Diode [Slow Diode]

② Fast Recovery Diode

③ Schottky Diode

General Purpose Diode

Fast Recovery Diode

i)  $t_{rr} = 25\text{ }\mu\text{sec}$

$t_{rr} \rightarrow 5\text{ }\mu\text{sec or less}$

Schottky Diode

$t_{rr} \rightarrow \text{nano sec}$

2) Rating

$I_{rating} \rightarrow 1\text{ A to several thousands of Amp.}$

$I_{rating} \rightarrow 1\text{ A to several hundreds of Amperes}$

$I_{rating} \rightarrow 300\text{ A}$

$V_{rating} \rightarrow 50\text{ V to } 5\text{ KV}$   
(PIV)

$V_{rating} \rightarrow 50\text{ V to } 3\text{ KV}$

$V_{rating} \rightarrow 100\text{ V}$

+ In Fast recovery diodes the layers are doped with gold or platinum.

# Gold or Platinum doping reduces the lifetime of charge carriers and increases its recombination speed this reduces the reverse recovery time and increases its switching frequency.

# Schottky diode is a metal to semiconductor junction diode.


In this diode conduction is only due to majority carriers ( $e^-$ )

| Due to the absence of minority charge carriers the reverse recovery time is reduced very much and this diode operates with very very high switching frequency.

| Schottky diode is used in SMPS

| Fast recovery diodes generally used in inverters & choppers.

General purpose diodes are generally used in line frequency rectifiers  $\therefore$  they are also known as rectifier diodes.



Toppersnotes



A, K → main terminals  
G → Gate terminal (control terminal) (ON)

### ① Forward Blocking mode (FB)

Reverse biased junction blocks forward voltage

J<sub>1</sub>, J<sub>3</sub> → Forward biased, J<sub>2</sub> → Reverse biased


When Anode is +ve w.r.t. to cathode J<sub>1</sub>, J<sub>3</sub> → Forward B.  
& J<sub>2</sub> is reverse biased

∴ SCR remains in OFF state.

### ② Forward conduction mode (FC)


Triggering methods →

#### i) Forward voltage triggering method →



V<sub>AK</sub> ↑ gradually upto V<sub>B0</sub>  
J<sub>2</sub> breakdown for V<sub>AK</sub> > V<sub>B0</sub>  
J<sub>2</sub> → FB

As the applied voltage (V<sub>AK</sub>) increases and reaches V<sub>B0</sub> breakdown occurs at J<sub>2</sub> ∴ SCR starts conducting  
# This method is not preferred to trigger the SCR.



(ii) Gate triggering →

Toppersnotes

$$I_{g\min} \leq I_g \leq I_{g\max}$$


$$V_{g\min} \leq V_g \leq V_{g\max}$$

$I_g \uparrow$  or  $\frac{dI_g}{dt} \uparrow$  ⇒ initial conduction Area  $\uparrow$

$\therefore \left( \frac{dI_a}{dt} \right) \uparrow$  initial rate  $\uparrow$


$\therefore t_{ON} \downarrow$  and  $V_B \downarrow$  (Breakdown voltage  $V_B$ )

(B) Reverse Blocking Mode → (RB)



# Significance of latching current →

- Latching current is related to turn ON process.
- Gate signal initiates the turn ON process but once the device starts conducting, gate loses control on the device. ∴ we can remove the gate pulse when SCR starts conducting to avoid the continuous gate power loss.
- If we remove the gate pulse when anode current is less than latching current then SCR fails to turn ON. ∴ We must maintain the gate pulse width atleast for a period until anode current reaches the latching current.




Toppersnotes

$t_{min} \rightarrow$  minimum gate pulse width required to turn ON SCR.

$t_{min} : [t_{gpw} > t_{min}]$ , to turn ON SCR.

# By using latching current we can find out the minimum gate pulse width required to turn ON the SCR.

Q. Calculate the minimum gate pulse width in the following circuits to trigger the SCR.



$$V_s = 100V$$

$$I_L = 100mA$$

Sol<sup>n</sup>. KVL  $V_s = L \frac{dI_A}{dt}$

$$\int dI_A = \frac{V_s}{L} \int dt$$

$$i_A = \frac{V_s}{L} t$$

$$I_s = \frac{V_s}{L} t_{min}$$

$$t_{min} = \frac{I_L \cdot L}{V_s}$$

$$= \frac{100 \times 10^{-3} \times 0.1}{100}$$

$$= 10^{-4} \text{ sec}$$

$$\Rightarrow t_{min} = 100 \mu\text{sec}$$


To turn ON the SCR  $t_{gpw} \geq t_{min}$

$\therefore t_{gpw} \geq 100 \mu\text{sec}$  Ans.

Note: The minimum gate pulse width requirement depends on the load circuit parameters.

e.g.: If  $L \uparrow \uparrow \Rightarrow t_{gpw} \uparrow \uparrow$        $L = 0.2 \Rightarrow t_{min} = 200 \mu\text{sec}$

Q.



$$V_s = 100 \text{ V}$$

$$I_L = 100 \text{ mA}$$

$$t_{gpw} = ?$$


Soln

$$V_s = R I_A + L \frac{dI_A}{dt}$$


To find the natural response we replace the forcing function by its internal resistance.

$$k_i \quad (t=0)$$

$$k_f \quad (t=\infty)$$




$$y = k_f (1 - e^{-t/T}) + k_i e^{-t/T}$$



$$i_A(t=0^-) = i_A(t=0^+) = 0$$

$$k_i = 0$$

$$k_f = \frac{V_s}{R} \quad \text{at } (t=\infty)$$



$$i_A = \frac{V_s}{R} (1 - e^{-t/T})$$

$$i_A = \frac{100}{20} (1 - e^{-200t})$$

$$I_L = 5 (1 - e^{-200 t_{min}})$$


$$t_{min} = 101 \text{ usec}$$

# Latching current is related to turn ON process.

## # Significance of Holding current

- Holding current is related with turn OFF process.
- Gate has no control to turn OFF the SCR.
- SCR will turn OFF only when anode current  $\downarrow$  below the holding current.

- In some of the cases natural commutation is possible.
- For e.g; consider single phase half wave rectifier.




$$V_s = V_m \sin \omega t$$

SCR  $\rightarrow$  ON

$$i_A = \frac{V_s}{R}$$

$$i_A = \frac{V_m \sin \omega t}{R}$$



- If supply is DC then natural commutation is not possible we must used forced commutation circuit to turn OFF the SCR if load commutation is not possible.

- Commutation circuit reduce the anode current below the holding current and then apply a reverse voltage across the SCR atleast for a period untill all the charge carriers are completely removed in the circuit device completely.


- What is meant by circuit turn off time ( $t_c$ )?

- Soln It is the time for which commutation circuit supplies the reverse voltage across the SCR after anode current becomes zero.

$t_q \rightarrow$  turn off time for SCR

$t_c > t_q \rightarrow$  for successfull commutation.

- # Reverse Recovery characteristics of SCR → [Turn OFF characteristics]  
 . It explains the switching behaviour of SCR from ON state to OFF state.



#  $t_{rr}$  → Reverse recovery time → During this period the excess charge carriers present in the outer layer is removed.

#  $t_{gr}$  → Gate recovery time → During this period the excess charge carriers present near the gate junction is removed.

#  $t_q$  → Device turn off time → The turn off time of the SCR ( $t_q$ ) decides the maximum switching speed of a thyristor.

Thyristor	
Converter Grade Thyristor	Inverter grade Thyristor
<ul style="list-style-type: none"> <li>Slow Thyristors</li> <li><math>t_q \rightarrow 50\mu s</math> to <math>100\mu s</math></li> <li>Slow Thyristors are used in line frequency rectifiers and ACVC.</li> </ul>	<ul style="list-style-type: none"> <li>Fast Thyristors</li> <li><math>t_q \rightarrow 3\mu s</math> to <math>50\mu s</math>.</li> <li>It is used in inverters and choppers</li> </ul>

# If  $t_c \geq t_q$  \* → commutation is successful.

↳ circuit turn off time

$$[t_c = \text{Safety factor} \times t_q] *$$

$$[\text{Safety factor} > 1] *$$

• If  $t_c < t_q$  commutation fails


Q. What do you mean by commutation failure?

Soln If  $t_c < t_q$ , some excess charges still present near the gate junction i.e; SCR did not regain its normal state. For the next operation if anode is made +ve w.r.t cathode then SCR will turn ON immediately before the gate pulse is given. Here SCR behaves just like a diode losing its forward blocking capability. This is known as commutation failure. ∵ We must apply reverse voltage across the SCR atleast for a period until all the charge carriers are completely removed.

# Turn ON process →

It explains the switching behaviour of SCR from OFF state to ON state.

$$t_{ON} = t_d + t_r + t_s$$



• Delay time ( $t_d$ ) →  $t_d$  depends on gate signal magnitude  $I_g$   
 o  $\frac{dI_g}{dt}$ .

$I_g \uparrow$  or  $\frac{dI_g}{dt} \uparrow \Rightarrow$  initial conduction area  $\uparrow \Rightarrow (\frac{dI_A}{dt})_{\text{initial rate}} \uparrow$

$\therefore t_d \downarrow \therefore t_{ON} \downarrow$

• Rise time ( $t_r$ ) →  $t_r$  depends on load parameters.

$$L \uparrow \Rightarrow \frac{di}{dt} \downarrow$$

$\therefore t_r \uparrow \Rightarrow t_{ON} \uparrow$

• For inductive loads  $t_r$  is high as compared to the resistive load becoz inductor limits the current rating and capacitor limits the voltage rating.

• Spread time ( $t_s$ ) → depends on the geometrical structure of device.



Turn ON time of SCR mainly depends on gate signal magnitude and load circuit parameters.

#### TURN ON METHODS →

i) Forward voltage triggering →

Not preferred

ii)  $dv/dt$  triggering →




$$i_c = C_j \frac{dv}{dt}$$

- At high  $dV/dt$  the charging current increases if the  $I$  in the charging current is more than the latching current then the SCR will turn ON.

### (3) light triggering →


- # When a light radiation incident near the gate junction, the depletion layer absorb the light energy and produce more number of  $e^-$  and holes. This initiates the turn ON process.



- # light triggering is more efficient and reliable to trigger multiple no. of SCR's simultaneously at a time.
- # Application →  $gt$  is used in LASCR's for HVDC applications.

### (4) Gate triggering →

#### ① Continuous gate pulse →



- In this method we maintain the gate pulse width for a long duration of time until the SCR is required to remain in ON state.
- In this case power loss will increase.

$$\text{Power loss} = V_g I_g$$

$$V_g I_g \leq P_{gAV}$$

- $P_{gAV} \rightarrow gt$  specifies the maximum limit for average gate power loss.